

C0805C682J1GEC

ESD SMD Comm COG, Ceramic, 6,800 pF, 5%, 100 VDC, COG, SMD, MLCC, Temperature Stable, Electro Static Discharge, Class I, 0805, 0.7



General Information	
Series	ESD SMD Comm COG
Style	SMD Chip
Description	SMD, MLCC, Temperature Stable, Electro Static Discharge, Class I
Features	Temperature Stable, Low ESR, Class I
RoHS	Yes
Termination	Tin
Marking	No
AEC-Q200	No
Typical Component Weight	14 mg
Shelf Life	78 Weeks
MSL	1

Dimensions	
Chip Size	0805
L	2mm +/-0.2mm
W	1.25mm +/-0.2mm
Т	1.25mm +/-0.15mm
S	0.7mm MIN
В	0.5mm +/-0.25mm

Packaging Specifications	
В	0.5mm +/-0.25mm
S	0.7mm MIN
Т	1.25mm +/-0.15mm
W	1.25mm +/-0.2mm

••			• / •
Т	1.25mm +/-0.15mm	Voltage DC	100 VDC
S	0.7mm MIN	ESD Level per AEC-Q200	25,000 V ESD Level
В	0.5mm +/-0.25mm	Dielectric Withstanding Voltage	250 VDC
		Temperature Range	-55/+125°C
Packaging Specifications		Temp. Coefficient	COG
Packaging	Bulk, Bag	Capacitance Change with 3	30 ppm/C, 1kHz 1.0Vrms
Packaging Quantity	1	Reference to +25°Č and 0 VDC Applied (TCC)	,, ,
		Dissipation Factor	0.1% 1 kHz 1.0Vrms
		Dissipation Factor Aging Rate	0.1% 1 kHz 1.0Vrms 0% Loss/Decade Hour

Specifications Capacitance

Measurement Condition	1 kHz 1.0Vrms
Tolerance	5%
Voltage DC	100 VDC
ESD Level per AEC-Q200	25,000 V ESD Level
Dielectric Withstanding Voltage	250 VDC
Temperature Range	-55/+125°C
Temp. Coefficient	COG
Capacitance Change with Reference to +25°C and 0 VDC Applied (TCC)	30 ppm/C, 1kHz 1.0Vrms
Dissipation Factor	0.1% 1 kHz 1.0Vrms
Aging Rate	0% Loss/Decade Hour
Insulation Resistance	100 GOhms

6,800 pF

Statements of suitability for certain applications are based on our knowledge of typical operating conditions for such applications, but are not intended to constitute - and we specifically disclaim - any warranty concerning suitability for a specific customer application or use. This Information is intended for use only by customers who have the requisite experience and capability to determine the correct products for their application. Any technical advice inferred from this Information or otherwise provided by us with reference to the use of our products is given gratis, and we assume no obligation or liability for the advice given or results obtained.

Generated 08/29/2025 © 2006 - 2025 YAGEO





C0805C682J1GEC


ESD SMD Comm COG, Ceramic, 6,800 pF, 5%, 100 VDC, COG, SMD, MLCC, Temperature Stable, Electro Static Discharge, Class I, 0805, 0.7 mm


Simulations


For the complete simulation environment please visit Y-SIM.











Generated 08/29/2025 © 2006 - 2025 YAGEO



C0805C682J1GEC

ESD SMD Comm COG, Ceramic, 6,800 pF, 5%, 100 VDC, COG, SMD, MLCC, Temperature Stable, Electro Static Discharge, Class I, 0805, 0.7

These are simulations.

This is not a specification!

The responses shown represent the typical response for each part type. Specific responses may vary, depending on manufacturing variation affects of all parameters involved, including the specified tolerances applied to capacitance and unspecified variations of ESR, ESL, and leakage resistance.

The responses shown do not represent a specified or implied maximum capability of the device for all applications.

- The ESR used for ripple "Ripple Current/Voltage vs. Frequency" plots is the ESR at ambient temperature.

- The ESR in the "Temperature Rise vs. Ripple Current" plots is the ESR at ambient temperature. The ESR in the "Temperature Rise vs. Ripple Current" plots is adjusted to each incremental temperature rise before the power and ripple current is calculated. The effects shown herein are based on measured data from a multiple part sample of the parts in question. Ripple capability of this device will be factored by thermal resistance (Rth) created by circuit traces (addi affects of all parameters involved, including the specified tolerances applied to capacitance and unspecified variations of ESR, ESL, and leakage resistance.

 The peak voltages generated in the "Temperature Rise vs. Combined Ripple Currents" plot are calculated for each frequency and are not combined with voltages
- generated at any other harmonics.

 Please consult with the catalog or field applications engineer for maximum capability of the device in specific applications.

All product information and data (collectively, the "Information") are subject to change without notice.

KEMET K-SIM is designed to simulate behavior of components with respect to frequency, ambient temperature, and DC bias levels. The responses shown represent the typical response for each part type. Specific responses may vary, depending on manufacturing variation effects of all parameters involved, including the specified tolerances applied to capacitance and unspecified variations of ESR, ESL, and leakage resistance.

All Information given herein is believed to be accurate and reliable, but is presented without guarantee, warranty, or responsibility of any kind, expressed or implied. Statements of suitability for certain applications are based on our knowledge of typical operating conditions for such applications, but are not intended to constitute – and we specifically disclaim – any warranty concerning suitability for a specific customer application or use. This Information is intended for use only by customers who have the requisite experience and capability to determine the correct products for their application. Any technical advice inferred from this Information or otherwise provided by us with reference to the use of our products is given gratis, and we assume no obligation or liability for the advice given or results obtained.

If you have any questions please contact K-SIM.

Generated 08/29/2025 © 2006 - 2025 YAGEO