


CKC18C273JWGACTU

Aliases (CKC18C273JWGAC7800) KC-LINK Comm COG, Ceramic, 0.027 uF, 5%, 650 VDC, COG, SMD, MLCC, Ultra-Stable, Low Loss, Class I, 1812



Click here for the 3D model.

1812

1000

4.5mm +/-0.3mm

3.2mm +/-0.3mm

1.6mm +/-0.20mm

0.6mm +/-0.35mm

T&R, 180mm, Plastic Tape

| General Information      |   |
|--------------------------|---|
| Series                   | KC-LINK Comm COG                              |
| Style                    | SMD Chip                                      |
| Description              | SMD, MLCC, Ultra-Stable, Low<br>Loss, Class I |
| Features                 | Ultra-Stable, Low Loss, Class I               |
| RoHS                     | Yes   |
| Termination              | Tin   |
| Marking                  | No  |
| AEC-Q200                 | No  |
| Typical Component Weight | 87 mg   |
| Shelf Life               | 78 Weeks                                      |
| MSL                      | 1   |

| Specifications   |                        |
|--|------------------------|
| Capacitance  | 0.027 uF               |
| Measurement Condition  | 1 kHz 1.0Vrms          |
| Tolerance  | 5%                     |
| Voltage DC   | 650 VDC                |
| Dielectric Withstanding Voltage  | 845 VDC                |
| Temperature Range  | -55/+150°C             |
| Temp. Coefficient  | COG                    |
| Capacitance Change with<br>Reference to +25°C and 0 VDC<br>Applied (TCC) | 30 ppm/C, 1kHz 1.0Vrms |
| Dissipation Factor   | 0.1% 1 kHz 1.0Vrms     |
| Aging Rate   | 0% Loss/Decade Hour    |
| Insulation Resistance  | 37.037 GOhms           |

Statements of suitability for certain applications are based on our knowledge of typical operating conditions for such applications, but are not intended to constitute - and we specifically disclaim - any warranty concerning suitability for a specific customer application or use. This Information is intended for use only by customers who have the requisite experience and capability to determine the correct products for their application. Any technical advice inferred from this Information or otherwise provided by us with reference to the use of our products is given gratis, and we assume no obligation or liability for the advice given or results obtained.

Dimensions

**Packaging Specifications** 

**Packaging Quantity** 

Chip Size

Packaging

L W

т


В



CKC18C273JWGACTU Aliases (CKC18C273JWGAC7800) KC-LINK Comm COG, Ceramic, 0.027 uF, 5%, 650 VDC, COG, SMD, MLCC, Ultra-Stable, Low Loss, Class I, 1812

## Simulations

For the complete simulation environment please visit K-SIM.




Phase 0.0 °


-20.0

-40.0

-60.0

-80.0





100.0

S21 Phase

S21 Magnitude

1.0 k 10.0 k 100.0 k 1.0 M 10.0 M 100.0 M 1.0 G 10.0 G

Frequency (Hz)

-30.0

-40.0

-50.0

-60.0



## CKC18C273JWGACTU

Aliases (CKC18C273JWGAC7800) KC-LINK Comm COG, Ceramic, 0.027 uF, 5%, 650 VDC, COG, SMD, MLCC, Ultra-Stable, Low Loss, Class I, 1812

## These are simulations.

This is not a specification!

The responses shown represent the typical response for each part type. Specific responses may vary, depending on manufacturing variation affects of all parameters involved, including the specified tolerances applied to capacitance and unspecified variations of ESR, ESL, and leakage resistance.

The responses shown do not represent a specified or implied maximum capability of the device for all applications.

- The ESR used for ripple "Ripple Current/Voltage vs. Frequency" plots is the ESR at ambient temperature.

- The ESR used for hipple klipple current younge vs. requericy plots is the ESR at an bient temperature.
  The ESR in the "Temperature Rise vs. Ripple Current" plots is adjusted to each incremental temperature rise before the power and ripple current is calculated.
  The effects shown herein are based on measured data from a multiple part sample of the parts in question.
  Ripple capability of this device will be factored by thermal resistance (Rth) created by circuit traces (addi affects of all parameters involved, including the specified tolerances applied to capacitance and unspecified variations of ESR, ESL, and leakage resistance.
  The peak voltages generated in the "Temperature Rise vs. Combined Ripple Currents" plot are calculated for each frequency and are not combined with voltages and the part of the parts of the part of the
- generated at any other harmonics.
  Please consult with the catalog or field applications engineer for maximum capability of the device in specific applications.

All product information and data (collectively, the "Information") are subject to change without notice.

KEMET K-SIM is designed to simulate behavior of components with respect to frequency, ambient temperature, and DC bias levels. The responses shown represent the typical response for each part type. Specific responses may vary, depending on manufacturing variation effects of all parameters involved, including the specified tolerances applied to capacitance and unspecified variations of ESR, ESL, and leakage resistance.

All Information given herein is believed to be accurate and reliable, but is presented without guarantee, warranty, or responsibility of any kind, expressed or implied. Statements of suitability for certain applications are based on our knowledge of typical operating conditions for such applications, but are not intended to constitute – and we specifically disclaim – any warranty concerning suitability for a specific customer application or use. This Information is intended for use only by customers who have the requisite experience and capability to determine the correct products for their application. Any technical advice inferred from this Information or otherwise provided by us with reference to the use of our products is given gratis, and we assume no obligation or liability for the advice given or results obtained.

If you have any questions please contact K-SIM.